sky130_fd_sc_ls__sdfstp¶
Scan delay flop, inverted set, non-inverted clock, single output
This is a stub of cell description file
Cell name: sky130_fd_sc_ls__sdfstp
Type: cell
Verilog name: sky130_fd_sc_ls__sdfstp
Library: sky130_fd_sc_ls
Inputs: 5 (CLK, D, SCD, SCE, SET_B)
Outputs: 1 (Q)
sky130_fd_sc_ls__sdfstp symbols¶
|
|
sky130_fd_sc_ls__sdfstp schematic¶
sky130_fd_sc_ls__sdfstp GDSII layouts¶
sky130_fd_sc_ls__sdfstp_1¶
sky130_fd_sc_ls__sdfstp_2¶
sky130_fd_sc_ls__sdfstp_4¶